Log in

View Full Version : AV1 hardware decoder implementations


Pages : 1 2 [3]

benwaggoner
4th March 2025, 02:13
Now that you mention it I think I was thinking Zen 4 architecture, but don't see why a GPU could not support that instruction set.
GPUs are pretty much massively parallel SIMD units. But AVX512 inherits some x86-isms that aren't really perfectly matched.